



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/511,931	02/24/2000		Takayuki Sugawara	9281-3561	5649
757	7590	02/09/2005		EXAM	INER
		ILSON & LIONE	BAKER, STEPHEN M		
P.O. BOX 10395 CHICAGO, IL 60610				ART UNIT	PAPER NUMBER
,				2133	

DATE MAILED: 02/09/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	09/511,931	SUGAWARA ET AL.					
Office Action Summary	Examiner	Art Unit					
	Stephen M. Baker	2133					
The MAILING DATE of this communication of the Period for Reply	ation appears on the cover sheet with	the correspondence address					
A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNIC - Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this communing the period for reply specified above, is less than thirty (30). If NO period for reply is specified above, the maximum statu. Failure to reply within the set or extended period for	ATION. 37 CFR 1.136(a). In no event, however, may a replication. days, a reply within the statutory minimum of thirty tory period will apply and will expire SIX (6) MONT! II, by statute, cause the application to become ABA!	oly be timely filed (30) days will be considered timely. HS from the mailing date of this communication. NDONED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed	on <u>21 September 2004</u> .						
2a) This action is FINAL . 2b)⊠ This action is non-final.						
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4) Claim(s) 1-10 is/are pending in the appearance of the above claim(s) is/are 5) Claim(s) is/are allowed. 6) Claim(s) 1-10 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction	withdrawn from consideration.						
Application Papers							
9)☐ The specification is objected to by the	Examiner.						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.							
Applicant may not request that any objection							
Replacement drawing sheet(s) including the state of the s		• •					
Priority under 35 U.S.C. § 119							
<u> </u>	ocuments have been received. Ocuments have been received in App the priority documents have been real al Bureau (PCT Rule 17.2(a)).	plication No eceived in this National Stage					
A W 1 W N							
Attachment(s) 1) Notice of References Cited (PTO-892)	/ Al Diatancia Occ	mman/ (PTO 413)					
2) Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO		Mail Date					
 Information Disclosure Statement(s) (PTO-1449 or PT Paper No(s)/Mail Date 	O/SB/08) 5) Notice of Info 6) Other:	ormal Patent Application (PTO-152)					

Application/Control Number: 09/511,931

Art Unit: 2133

DETAILED ACTION

Claim Rejections - 35 USC § 102

- 1. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 2. Claims 1 and 4-10 are rejected under 35 U.S.C. 102(e) as being anticipated by U.S. Patent No. 5,737,344 to Belser *et al* (hereafter Belser '344).

Belser '344 discloses error correction for a data read from a disk drive of a computer system by using parity sectors whenever a sector-level ECC process is unsuccessful (col. 6, lines 61-67, etc). Belser '344's disk drive (200), in the conventional manner, includes a head (218) for reading data written to the disk (220), and a processing circuit (202) for processing the read data. Belser '344's computer system includes a "host computer" (212) that is "connected to said disk drive through an interface" (210). A first level of Belser '344's error correction processing (col. 3, lines 53-58) is performed by an ECC unit (214), within the disk drive unit, over individual data blocks, wherein each data block is a sector (col. 4, lines 27-30). Accordingly, Belser '344's ECC unit (214) is a "low-level error-correction unit for performing error correction of the data written to a physical address corresponding to a single sector of the disk". The second level of Belser '344's error correction processing can be performed (col. 5. lines 63-66) by the host computer (212) to correct data of multiple (two) sector-level-ECC-uncorrectable sectors, by using more than a single parity sector coding (col. 7. lines 1-16) to provide a second-level ECC process more robust than is possible with a

Application/Control Number: 09/511,931

Art Unit: 2133

single parity sector. Accordingly, Belser '344's host computer (212) "includes a high level error correction code unit for performing error correction of the read data supplied through the interface and read from more than one sector of the disk".

Regarding claims 5-7, each of Belser '344's sectors corresponds to a "physical address".

Regarding claim 8, both levels of Belser '344's error correction share "common" sectors.

Claim Rejections - 35 USC § 103

3. Claims 1 and 4-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.s. Patent No. 6,021,463 (hereafter "Belser '463) in view of Belser '344.

Belser '463 discloses error correction for a data read from a disk drive of a computer system by using parity sectors whenever a sector-level ECC process is unsuccessful. Belser '463's disk drive, in the conventional manner, includes a head for reading data written to the disk, and a processing circuit for processing the read data. Belser '463's computer system includes a "host computer" (1) that is "connected to said disk drive through an interface" (23, etc). A first level of Belser '463's error correction processing is performed by an ECC unit (27), within the disk drive unit, over individual data blocks, wherein each data block is a sector (col. 3, lines 5-30). Accordingly, Belser '463's ECC unit (27) is a "low-level error-correction unit for performing error correction of the data written to a physical address corresponding to a single sector of the disk". A

Page 4

second level of Belser '463's error correction processing is performed by a disk drive processor (9) to correct data of multiple sector-level-ECC-uncorrectable sectors, by using more than a single parity sector (col. 6, lines 48-59) to provide a second-level ECC process more robust than is possible with a single parity sector. Accordingly, Belser '463's disk drive processor (9) "includes a high level error correction code unit for performing error correction of the read data supplied through the interface and read from more than one sector of the disk", rather than the host computer (1).

Belser '344 teaches that a second level of ECC processing may be provided in the host computer instead of in the disk drive processor (col. 5, lines 63-66). It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the ECC system disclosed by Belser '463 by placing the second-level ECC processing in the host computer (1) instead of the disk drive processor (9). Such a modification would have been obvious because Belser '344 teaches that a second level of ECC processing may be provided in the host computer instead of in the disk drive processor.

Regarding claims 5-7, each of Belser '463's sectors corresponds to a "physical address".

Regarding claim 8, both levels of Belser "463's error correction share "common" sectors.

Allowable Subject Matter

4. Claims 2 and 3 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

5. Applicant's arguments with respect to claims 1 and 4-10 have been considered but are most in view of the new grounds of rejection.

Conclusion

- 6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stephen M. Baker whose telephone number is (571) 272-3814. The examiner can normally be reached on Monday-Friday (11:00 AM 7:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert DeCady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 6

Application/Control Number: 09/511,931

Art Unit: 2133

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Stephen M. Baker Primary Examiner Art Unit 2133

smb